Fetch opcode (four bus clock cycles)

  A microprocessor has an increment memory direct instruction, which adds 1 to the value in a memory location. The instruction has five stages: fetch opcode (four bus clock cycles), fetch operand address (three cycles), fetch operand (three cycles), add 1 to operand (three cycles), and store operand (three cycles). • By what amount (in percent) will the duration of the instruction increase if we have to insert two bus wait states in each memory read and memory write operation? • Repeat assuming that the increment operation takes 13 cycles instead of 3 cycles.