The effects of various low power design techniques

Investigate the effects of various low power design techniques on the speed and power dissipation of a given logic network, at the 22 nm technology node.

(Use PTM metal gate/high-k CMOS V2.0 models only; release date October 29, 2007. Available at http://www.eas.asu.edu/~ptm).